The Hot Take: We dearly need this competition...
Intel's Arc Pro GPU journey began with the first-generation Alchemist A-series products, and last year, the company introduced its Battlemage B-Series products. The first generation of products was aimed at the budget segment, offering good perf/$, and while the positioning continues with the Battlemage lineup, it looks like Intel is slightly moving towards a higher-end segment with its Arc Pro B60, B65, and B70 series. This move comes at a time when AI is the talk of the town, and local AI agents are becoming more and more popular. Also, Intel's recent workstation lineup, the Xeon 600 series, makes getting [âŚ]Read full article at https://wccftech.com/review/maxsun-intel-arc-pro-b70-32g-graphics-card-hands-on-impressions/
Read the full article
The Hot Take: Question is, do I go HPDT with Z990 or Consumer Z970? I guess I'll have to see the benches on if HPDT does anything for Gaming.
The Z990 PCH for Nova Lake motherboards is apparently 22% smaller than Z890, despite featuring a higher power maximum power draw of up to 14W. The leaked picture of the PCH shows a 11.15 x 6.5mm die and 25 x 24mm package, but we're unsure what motherboard it actually comes from.
Read the full article
The Hot Take: Motherboard bending = BAD.
Intel appears to be cooking up a beefier Nova Lake socket clamp to stop its future desktop chips getting bendy or crispy.
If you are a hardware enthusiast, you probably know Intelâs independent loading mechanism, or ILM, can warp CPUs over time. The ILM is the retention clamp that holds the CPU in the socket, which sounds dull until your chip starts looking like a Pringle.
According to Hot Hardware Chipzilla released a reduced-load version of the ILM with Arrow Lake, which mostly fixed the issue, but made it optional. Now Chipzilla appears to have another ILM variant coming with Nova Lake. This one looks less about correcting curvature and more about dealing with high current.
Older processors used pin grid array sockets, or PGA, where the pins sat on the CPU itself. Modern chips use land grid array sockets, or LGA, where the pins live in the socket instead.
LGA has plenty of advantages, including denser pins, better electrical performance and CPUs that are less likely to be mangled by ham-fisted builders. The downside is that it needs a precise compression force to ensure the CPU and socket contact each other properly.
That is why Intel uses ILMs, whileâŚ
Read the full article
The Hot Take: Interested to see if they catch up on the new platform.
Intel and its partners have prepared for the Nova Lake launch, and even though we are months away, we might witness more leaks like these. Intel Socket LGA 1954 Spotted in Taipei, Intel's Platform for the Next-Gen Nova Lake-S Processors With Dual Retention Design The LGA 1954 socket appeared out of nowhere in Taipei, and it's probably the first time we've seen a real one. The user @laurentschoice posted a pic of an LGA 1954 socket, mentioning that it was spotted in Taipei. It might be one of the early samples, prepared by some motherboard vendor, but it's not clear [âŚ]Read full article at https://wccftech.com/intel-next-gen-lga-1954-socket-for-nova-lake-makes-online-appearance-for-the-first-time/
Read the full article
The Hot Take: The more GPUs the merrier, consumers win and get options and price points.
Intel has once again signaled that graphics processors remain a strategic part of its PC business, despite lingering uncertainty surrounding the future of its Arc desktop graphics card lineup.
Read the full article
The Hot Take: Following AMD with releasing DDR4 chips again? We'll have to wait and see. This RAM crunch is getting horrible for sure.
Intel sat down with Tom's Hardware at Computex 2026, and the company says it recognizes the importance of Raptor Lake and DDR4 platforms as the memory crunch continues.
Read the full article
The Hot Take: New P-Cores and bus, sounds like Intel is trying to innovate again. Which is good for all of us, healthy competition will help bring/keep prices down for CPUs at least.
Intel has officially confirmed its next-gen Xeon 7 Diamond Rapids CPUs are coming in 2027, featuring 50% higher core counts and twice the memory bandwidth of Xeon 6 in a bid to compete against AMDâs upcoming EPYC Venice CPUs.
Read the full article
The Hot Take: Well have to see if this claim holds up on launch.
Intel is putting its 18A node into the data center with new Xeon 6+ Clearwater Forest CPUs, which pack up to 288 E-cores for dense compute.
Read the full article
The Hot Take: CISC monsters coming from owner of the x86 ISA.
COMPUTEX 2026 Intelâs upcoming Diamond Rapids Xeon will boost core counts to 192, a 50 percent increase over last generation, the x86 giant revealed at Computex in Taipei this week. But while core counts continue to rise, in doing so Intel has managed to cut thread counts by a quarter. Yep, Hyperthreading â Intel's marketing for simultaneous multithreading â is officially dead. Intel first added support for SMT all the way back in 2002. The technology boosted utilization by enabling two threads to harness idle execution units during a single cycle. While SMT doesnât double throughput, for certain applications it can deliver double-digit percentage gains. After slowly abandoning the tech across its consumer product lineup, Intel's Xeons are latest to get the cut. Except, wait! It seems Intel may have seen the error of its ways, and is already reversing course on the decision. Intelâs next next Xeon, codenamed Coral Rapids, will bring SMT back. The jump from 128 to 192 is a big jump for Intel, but still smaller than the AMD is making with its 256-core Venice Epycs. If that werenât enough, it looks like AMD could beat Intel to market by as much as a year. Diamond Rapids is now slated for release sometime in 2027. Echos of Epyc, notes of Monaka In addition to core count, we also got our first look at how Intel will stitch the chip together. It turns out AMD might have been onto something when it started gluing silicon together back in 2017, because Intelâs next round Xeons look more like an Epyc under the hood than ever. We know the chip will be fabbed using Intelâs 18A-P process tech, a refined version of its 2nm-class process tech. Beyond this details get a little fuzzy. From the renders shared in Intelâs press deck, we can see what appear to be two I/O dies serving four vertically stacked compute assemblies assembled using its Foveros packaging tech. This isnât the first time weâve seen something like this from Intel. Intelâs Clearwater Forest, which is finally launching after years of teasing, also used a similar arrangement, with four 24-core compute tiles sitting atop a base die containing the memory controller and L3 cache. Moving the L3 cache to the base die frees up a lot of die area on the compute chiplet. In this case, we're looking at four 48-core compute chiplets. In this respect, Diamond Rapids looks a lot like another CPU weâve looked at recently: Fujitsuâs Monaka. That chip uses an almost identical chip layout, albeit with one I/O die rather than two. While weâre fairly certain Diamond Rapidâs L3 cache will live on the base die, the memory controller could be housed on the four base dies or it could be on the I/O dies, similar to what AMD has done since Rome launched in 2019. If we had to guess, our bet would be on the I/O die, since it would reduce the number of NUMA nodes to one or two as opposed to four. Not a mainstream part Unlike Intelâs last P-core Xeon, codenamed Granite Rapids, donât expect to see Diamond Rapids deployed widely in enterprise virtualization or storage servers. According to Intel, Diamond Rapids is âoptimized for high-demand IaaS, high-perf/thread,â putting it in the same class as its high-performance-computing (HPC)-centric 6900P-series parts. The lack of SMT complicates hypervisor licensing models. Where you once got two threads for the price of one, Diamond Rapids customers will now be getting half as many for their dollar. There are of course ways of getting around this. Oracle rented out its Ampere-based instances, which also lack SMT, in core-pairs rather than on a core-per-core basis, but something like this would presumably require buy-in from the likes of VMware or RedHat. As with past HP- optimized processors, Diamond Rapids will be packing a much beefier memory bus than most folks are going to be looking for. HPC workloads like their memory bandwidth and the next-gen Xeon will have no shortage of it with 16-channels of DDR5. Intel hasnât disclosed what memory speeds the chip will support out of the box. With that said, Clearwater is already at 8000 MT/s on standard RDIMMS, and Granite could hit 8800 MT/s on MRDIMMS â in fact, 9600 MT/s DIMMS wouldnât be an unreasonable assumption. That works out to 1.2 TB/s of bandwidth per socket, which happens to be the same as Nvidiaâs LPDDR5X-packed Vera CPUs. Thatâs not the only thing we're still in the dark about. Power consumption and instruction per clock gains from the chipâs new architecture are details we expect Intel to trickle out. The good news: we wonât have to wait long for the next round of specifications, as Intel will be presenting on Diamond Rapids at Hot Chips in August.
Read the full article
The Hot Take: Intel moving fast to make up lost ground on this front for sure. From the looks trying to hit the $ sweet spot too.
Intel revealed more details of its next-gen Data Center GPU, code-named Crescent Island, at Computex 2026. This inference-optimized chip will feature up to 480GB of LPDDR5X memory for efficient handling of massive AI contexts.
Read the full article